Appl. No. 10/814,421 Amdt. dated 4/25/06

Reply to Office Action dated 1/25/2006

Remarks/Arguments:

Claims 1, 8 and 17 were objected to for informalities and have been amended responsive thereto. Claims 16-20 were rejected under 35 U.S.C. 102(b) as being anticipated by U.S. Patent Number 4,570,331 to Eaton, Jr. et al.

To clarify the claimed invention, the applicant has included elements from claim 15 and has recast the rejected claims as being directed to a clock based circuit block that includes the barrier portion surrounding at least one side of the module for reducing substrate noise and a plurality of n-well regions within a p-substrate material and wherein each of the n-well regions comprises at least one of a MOSFET transistor configured as a capacitor and a metal layer capacitor formed on top of each of the n-well regions.

The applicant believes that the claimed invention of claims 16-20, as recast, clarify the invention and are allowable.

Please direct any questions or comments to the undersigned attorney regarding the Notice of Allowance in this case.

Respectfully submitted,

Date: April 25, 2006

/James A. Harrison, Reg. No. 40,401/ Garlick Harrison & Markison, LLP P.O. Box 670007 Dallas, Texas 75367 (214) 902-8100/office (214) 902-8101/facsimile